NXP Semiconductors /MIMXRT1011 /IOMUXC /SW_MUX_CTL_PAD_GPIO_AD_07

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SW_MUX_CTL_PAD_GPIO_AD_07

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ALT0)MUX_MODE 0 (DISABLED)SION

SION=DISABLED, MUX_MODE=ALT0

Description

SW_MUX_CTL_PAD_GPIO_AD_07 SW MUX Control Register

Fields

MUX_MODE

MUX Mode Select Field.

0 (ALT0): Select mux mode: ALT0 mux port: LPI2C2_SDA of instance: LPI2C2

1 (ALT1): Select mux mode: ALT1 mux port: LPUART3_RXD of instance: LPUART3

2 (ALT2): Select mux mode: ALT2 mux port: ARM_CM7_RXEV of instance: cm7_mxrt

3 (ALT3): Select mux mode: ALT3 mux port: LPUART2_RTS_B of instance: LPUART2

4 (ALT4): Select mux mode: ALT4 mux port: GPT2_CAPTURE2 of instance: GPT2

5 (ALT5): Select mux mode: ALT5 mux port: GPIOMUX_IO21 of instance: GPIOMUX

6 (ALT6): Select mux mode: ALT6 mux port: OCOTP_FUSE_LATCHED of instance: OCOTP

7 (ALT7): Select mux mode: ALT7 mux port: XBAR1_INOUT03 of instance: XBAR1

SION

Software Input On Field.

0 (DISABLED): Input Path is determined by functionality

1 (ENABLED): Force input path of pad GPIO_AD_07

Links

() ()